

REDEFINING MOTION CONTROL

# Model 5312B <br> 4 Axis Quadrature Encoder - PC 

## Hardware Guide

ACS-Tech80 Part Number 700019

Document version no. 1.30

Intentionally Left Blank

Document version no 1.30 (May 2001)
Part number: 700019
Microsoft Windows is a registered trademark of Microsoft Corporation.
Changes are periodically made to the information contained in this manual. These changes are published in "software/hardware release notes," and will be incorporated into new editions. This document cannot be reproduced in any form, without permission in writing from ACS-Tech80 Inc. All Rights Reserved.

Copyright © 2000, 2001 ACS-Tech80.
ACS-Tech80 Inc. reserves the right to change specifications without notice.


| Internet: | http://www.acs-tech80.com/ |
| :--- | :--- |
| E-mail: | info@acs-tech80.com |
|  | support@acs-tech80.com |
|  |  |

## ACS-Tech80 Inc.

7351 Kirkwood Lane North
Suite 130
Maple Grove, MN, 55427, USA
Tel: +1.763.493.4080
Fax: +1.763.493.4089

ACS-Tech80 Ltd.
Ramat Gabriel Industrial Park, POB 5668
Migdal Ha'Emek, 10500, Israel
Tel: +972.6.6546440
Fax: +972.6.6546443

## Warning



Dangerous voltages are present in this equipment! Contact with live parts could cause serious injury or death! Refer connection, installation, maintenance, adjustment, servicing and operation to qualified personnel.

Intentionally Left Blank

## Changes to this Guide

| Version | Date | Section | Changes | ECR |
| :---: | :---: | :---: | :---: | :---: |
| 1.30 | May 2001 | all | Reformatted entire manual per <br> instructions from Ltd. to conform to new <br> manual style. Many detail changes to <br> improve readability. | R0006 |
|  |  |  |  |  |

## Preface

This manual provides instructions and reference information for use with the Model 5312B Quadrature Encoder Board from ACS-Tech80 Inc. The purpose of this manual is to answer basic application questions you may have when working with this card.

ACS-Tech80 assumes that the user of this system possesses some fundamental knowledge of programming and computer systems operation. Such knowledge is required to successfully set up and operate the model 5312B.

ACS-Tech80 will be eager to assist you with setup and application problems pertaining to the model 5312B that are not addressed in this manual. We recommend that you consult documents provided by the manufacturer concerning questions relating to PCs and compilers.

ACS-Tech80 manufactures and markets board—level products and systems for a wide variety of applications involving industrial I/O, link, or interface between a digital computer subsystem and the system.

## Table of Contents

Changes to this Guide ..... 5
Preface ..... 6
List of Tables ..... 9
List of Figures ..... 10
About this Manual Set ..... 11
Quality Control ..... 11
Conventions. ..... 11
Procedural. ..... 11
Notational ..... 11
Before Installing the Model 5312B ..... 14
Unpacking and Inspection ..... 14
Electrostatic Discharge (ESD) ..... 14
Development Kit ..... 16
Basic Tools and Test Equipment ..... 17
1 Introduction and Installation ..... 19
1.1 Description ..... 19
1.2 Technical Specifications. ..... 21
1.3 Setting the Jumpers ..... 22
1.3.1 Base Addressing ..... 22
1.3.2 Indirect Addressing ..... 24
1.3.3 Termination Resistors ..... 26
1.3.4 Selecting an Index Option. ..... 28
1.3.5 Selecting the Card Configuration ..... 31
1.3.6 Interrupt Selection ..... 32
1.3.7 Wait States ..... 33
1.4 Installation ..... 34
1.4.1 Power Considerations ..... 35
1.4.2 Connector Pinouts ..... 35
2 Operation and Programming ..... 38
2.1 Theory of Operation ..... 38
2.2 Programming ..... 39
2.2.1 Writing the Preset Register (PR). ..... 39
2.2.2 Reading the Output Latch Register (OL) ..... 39
2.2.3 Writing the Command Register (CR) ..... 40
2.2.4 Master Control Register (MCR) ..... 41
2.2.5 Input Control Register (ICR) ..... 42
2.2.6 Output/Counter Control Register (OCCR) ..... 42
2.2.7 Quadrature Register (OR) ..... 43
2.2.8 Output Status Register (OSR) ..... 44
2.2.9 Typical Programming Examples ..... 45
2.2.10 Selecting A Sample Clock Frequency ..... 47
3 Interrupt Control ..... 49
3.1 Description of Interrupt Control ..... 49
3.1.1 Interrupt Request Register (IRR), In-Service Register (ISR) ..... 50
3.1.2 Priority Resolver (PR) ..... 50
3.1.3 Interrupt Mask Register (IMR) ..... 50
3.1.4 Interrupt Output (INT) ..... 50
3.2 PIC Operation ..... 51
3.2.1 Interrupt Sequence, $80 \times 86 / 80 \times 88$ Mode ..... 51
3.2.2 End-of-Interrupt Command ..... 52
3.2.3 Completing an Interrupt ..... 52
3.3 Operating Modes. ..... 52
3.3.1 Fully Nested Mode ..... 52
3.3.2 Special Mask Mode ..... 52
3.3.3 Specific Rotation (Specific Priority) ..... 53
3.3.4 Automatic Rotation (Equal Priority) ..... 53
3.3.5 Non-Vectored Mode (Poll Command) ..... 53
3.4 PIC Programming ..... 54
3.4.1 Initialization Command Words (ICW) ..... 54
3.4.2 ICW1 Format and Description ..... 56
3.4.3 ICW4 Format and Description ..... 57
3.4.4 Operation Command Words (OCW) ..... 57
3.4.5 OCW1 Format and Description ..... 58
3.4.6 OCW2 Format and Description ..... 58
3.4.7 OCW2 Commands ..... 58
3.4.8 OCW3 Format and Description ..... 59
Appendix A - PC I/O and Interrupt Mapping ..... 61
PC I/O Map ..... 61
PC Interrupt Map ..... 62
Appendix B - Tech Bulletins and Application Notes ..... 63
Timer Application in Velocity Mode. ..... 63
Setting up Axis 3 as an Interval Timer. ..... 63
Appendix C - Outputs \& Pinouts ..... 65
Appendix D - Revision History ..... 66
Revision A ..... 66
Revision B ..... 66
Revision C ..... 66
Revision D ..... 67
Revision E ..... 67
Revision F ..... 67
Revision G ..... 67
Revision H ..... 68
Revision I ..... 68
Appendix E-5312B Schematics ..... 69

## List of Tables

Table 1.0 3M® Grounding System Components ..... 15
Table 1.1 W19, Base Address Select (upper nibble) ..... 22
Table 1.25312 I/O Map ..... 25
Table 1.3 Termination Resistors in Differential Mode ..... 26
Table 1.4 Termination Resistors in Single-Ended Mode ..... 26
Table 1.5 Index Option Selections. ..... 29
Table 1.6 Jumper Selection for Differential/Single-Ended Operation ..... 30
Table 1.7 Sample Clock Frequency Jumper Settings ..... 31
Table 1.8 Cascading the Counters ..... 31
Table 1.9 Jumpering for Disabling/Enabling Borrow Interrupts ..... 32
Table 1.10 Selecting an Interrupt ..... 32
Table 1.11 Generating Wait States ..... 33
Table 1.12 Connector J1 JJ4 Pin Assignments. Error! Bookmark not defined.
Table 1.13 Default Jumper settings For All Board Versions ..... 36
Table 1.13 Default Jumper settings For All Board Versions (Continued.) ..... 37
Table 2.1 Register Select ..... 40
Table 2.2 Output/Counter Control Modes. ..... 43
Table 2.3 Quadrature Register Modes ..... 44
Table 3.1 Interrupt Code. ..... 52
Table A. 1 PC I/O Map ..... 61
Table A. 2 PC Interrupt Map ..... 62

## List of Figures

Figure 1 A typical ESD workstation. ..... 16
Figure 1.1 Functional block diagram for the 5312 ..... 20
Figure 1.2 Jumper locations for the 5312 ..... 23
Figure 1.3 Encoder termination resistor locations ..... 27
Figure 1.4 LED locations on the card edge ..... 27
Figure 1.5 Connector locations on the board ..... 34
Figure 2.1 Example of a 4-stage signal conditioning filter. ..... 48
Figure 3.1 PIC block level diagram ..... 49
Figure 3.2 PIC initialization sequence ..... 54
Figure 3.3 PIC ICW format. ..... 56
Figure 3.4 PIC OCW format. Write to the OCW at any time after initialization. ..... 57
Figure D. 1 5312B Schematic Sheet 1 of 5, Left Half of sheet ..... 70
Figure D. 2 5312B Schematic Sheet 1 of 5, Right Half of sheet. ..... 71
Figure D. 3 5312B Schematic Sheet 2 of 5, Left Half of sheet ..... 72
Figure D. 4 5312B Schematic Sheet 2 of 5, Right Half of sheet ..... 73
Figure D. 5 5312B Schematic Sheet 3 of 5, Left Half of sheet ..... 74
Figure D. 6 5312B Schematic Sheet 3 of 5, Right Half of sheet ..... 75
Figure D. 7 5312B Schematic Sheet 4 of 5, Left Half of sheet ..... 76
Figure D. 8 5312B Schematic Sheet 4 of 5, Right Half of sheet. ..... 77
Figure D. 9 5312B Schematic Sheet 5 of 5, Left Half of sheet ..... 78
Figure D. 10 5312B Schematic Sheet 5 of 5, Right Half of sheet ..... 79

## About this Manual Set

## Quality Control

ACS-Tech80 manufactures quality and versatile products, and we want our documentation to reflect that same quality. We take great pains to publish manuals that are informative and well organized. We also strive to make our documentation easy to understand for the novice as well as the expert.

If you have comments or suggestions about how to make this (or other) manuals easier to understand or if you find an error or an omission, please email us at support@acs-tech80.com. You will receive a complimentary updated manual.

## Conventions

## Procedural

ACS-Tech80 uses various conventions throughout this and all other manuals. You should become familiar with these conventions as they are used to draw attention to items of importance and items that will generally assist you in understanding a particular area.

When referring to pin numbering, pin 1 is always associated with a square solder pad on the actual component footprint.

## Notational

A forward slash (/) preceding a signal name denotes an active LOW signal. This is a standard Intel convention.

Caret brackets (<>) denote keystrokes. For instance <Enter> represents carriage-return-with-line-feed keystroke, and <Esc> represents an escape keystroke.
Driver routine declarations are shown for C and BASIC (where applicable).
Hungarian notation is used for software parameters. In other words, the parameter type is denoted by a one or two letter small case prefix:

| c | character, signed or unsigned. |
| :---: | :--- |
| s | lhort integer, signed |
| W | short integer, unsigned |
| 1 | long integer, signed |
| dw | long integer, unsigned |

For example, $w$ BoardAddr would be an unsigned short integer parameter.
An additional p prefix before the type prefix indicates that the parameter is being passed by reference instead of by value. (A pointer to the variable is being passed instead of the variable itself.)

For example, $p w E r r$ would be an unsigned short integer parameter passed by reference.

This notation is also used in BASIC although no distinction between signed and unsigned variables exists.

In BASIC, all parameters also have a type suffix:

| $\$$ | character, signed or unsigned |
| :--- | :--- |
| $\%$ | integer, signed or unsigned |
| $\&$ | long integer, signed or unsigned |

Routine names are printed in bold plain font when they appear outside of function declarations, e.g., ReadStatus.

Parameter names are printed in italics when they appear outside of function declarations, e.g. sControls.

Constants are defined with all caps, e.g., ALL_AXES. Underscores (_) must be replaced by periods (.) for use with BASIC.

Combinational logic and hexadecimal notation is in C convention in many cases. For example, the hexadecimal number 7 Ch is shown as $0 x 7 \mathrm{C}$.

C relational operators for OR and AND functions-" $\mid$ " and "\&\&"-are used to minimize the confusion associated with grammar.


CAUTION


This type of box is used to indicate that an action may cause minor equipment damage or the loss of data if not performed carefully.

## How This Book Is Organized

## Front Section

A TOC (Table of Contents) lists all the sections, appendices, and attachments in the manual set. In addition, the TOC lists all figures, tables, and sample code where applicable.

## Section 1 <br> Introduction and Installation

This section offers a general overview of the 5312B and provides the information you will need to get the 5312B and running.

## Section 2 <br> Operation and Programming

This section gives a detailed discussion on the 5312B and a theory of operation for the encoder chipset. It also covers talking to the 5312B and programming the chipset and registers at a low level.

## Section 3

## Interrupt control

This section discusses how to program the onboard 8259A Programmable Interrupt Controller (PlC).

## Appendix A <br> PC I/O and Interrupt Mapping

This appendix breaks down PC I/O and interrupt space by address and function.

## Appendix B <br> Tech Bulletins and Application Notes

This appendix offers pertinent bulletins and notes to assist in your application development.

## Appendix C <br> Revision History

This appendix keeps a running log of all top level assembly revision changes during the life of the board.

## Appendix D <br> Circuit Diagrams

Circuit diagrams for the 5312B.

## Before Installing the Model 5312B

## Unpacking and Inspection

Each model 5312B card is carefully sealed in a static protected bag, surrounded by bubble wrap, packed in anti-static Styrofoam peanuts or some other shock absorbing medium, and shipped in a sturdy cardboard carton. We quality check each shipment for integrity and content.
Inspect the shipping carton for any signs of damage. If you find visible damage, contact Tech 80 immediately.

Check the contents, and verify the contents with the packing list attached to the outside of the shipping carton. If you find any discrepancies, contact ACS-Tech80 immediately.

CAUTION SAVE YOUR SHIPPING CARTON!
For warranty service, you should send your model 5312 to the factory in the original packing materials.

## Electrostatic Discharge (ESD)

ESD damage is the leading cause of (electrical) infant mortality failures in electronic equipment using integrated circuits. The most susceptible technologies include MOS and high speed DSP processors, due to their submicron internal construction. The 5312B contains ESD sensitive components.

The basics of electrostatic buildup are simple. An electrostatic charge is built up between two devices much like the charge built between two plates of a capacitor. One body is charged to some potential like one plate of a capacitor (5312B card); another body is charged to another potential (perhaps your body or the chassis of the PC). In the middle, an insulator gap (a dielectric such as air) prevents the two sides from equalizing the charge. In the event the two sides come in physical contact, they will violently equalize in the form of an electric spark between them.

A static potential of many thousands of volts can be generated by walking over some distance from your workbench to the computer chassis simply due to physics principle of conservation of charge. Whatever you touch is also at the same potential. If the board you hold is the first thing to come in contact with the PC chassis (or some other medium), the board will equalize to the other potential through the paths of least resistance-by punching through $\mathrm{p} / \mathrm{n}$ junctions and submicron insulation layers between conductive and semiconductive paths in the integrated circuits.

Adhering to the following simple $3 \mathrm{M} ®$ guidelines easily prevents damage due to ESD:

- Handle all static-sensitive components at a Static Safeguarded work area (see figure 1.1 for an example).

A Static Safe area is any area that is capable of controlling static charge on conductive materials, people, and non-conductive materials.

- Transport and store all static-sensitive components in Static Shielding containers or packages.

A Static Shield must be capable of protecting from static discharge as well as static fields.
Manufacturers such as $3 \mathrm{M} ®^{\circledR}$ offer a complete line of UL® approved grounding systems. Table 1 lists an assortment of $3 \mathrm{M} ®$ products and part numbers.

Table 1.0 3M® Grounding System Components.
The following items comprise a typical workstation.

| Component | Part Number |
| :--- | :---: |
| Table Mat 2x4 feet | 8020 |
| Floor Mat 4x5 feet | 8200 |
| Grounding Cord | 3040 |
| Wrist Strap/Table Mat Grounding System | 3048 |
| Adjustable Wrist Strap | 2214 |

Note: Call 800-328-1368 for ordering information and for a complete list of products.
${ }^{1} 3 \mathrm{M}^{\circledR}$ is a registered trademark of Minnesota Mining and Manufacturing.


Figure 1 A typical ESD workstation.
The resistors are necessary to safely limit the current in the event that you should cross a live electrical source.

## Development Kit

Accessories included in the development kit enable you to get your application up and running with a minimum of difficulty. The following is a brief summary of the contents. In addition to the manual set, you get...

## - Driver/Demo Software

Drivers written in C, Pascal, and BASIC to streamline program writing, and a profile utility program to set up register values for given profile parameters.

## - Designing With Motion Handbook (9009)

A definitive reference book on motion control.

## - Cable (CAB5312-4-36)

A cable to connect 3 axes to terminal board TB5ON-S.

## - Terminal Board (TB50N-S)

A terminal board that connects the 5312B to the outside world through convenient screw-on terminals.

## Basic Tools and Test Equipment

To properly develop, check out, and troubleshoot this system, as with any system, you must have the proper tools and equipment.

The first tools you will use are the Model 5312B Hardware Guide (this document) and the Model 5312B Software Guide. Read the manuals thoroughly, and you will find answers to the bulk of your questions before you have to call Technical Support.
In addition to the manuals, you should have some basic tools and equipment at your disposal. They include:

## - Calculator

A Texas Instrument TI-35 or equivalent calculator that will convert decimal and hexadecimal back and forth and perform unit conversion, is a must.

## - Basic Hand Tools

Have available, a complete set of common hand tools commensurate with your application. Vendors such as Jensen or Techni-Tool offer a wide range of complete tool kits to cover virtually every need.

## - Oscilloscope

A good quality 10 MHz . oscilloscope is invaluable for real-time system tuning and troubleshooting. Tektronix and Hewlett Packard offer a wide choice to cover every application and price range.

## - Multimeter

A Fluke 25 or equivalent digital multimeter is relatively inexpensive and will become one of the most used tools in your tool box.

## - Logic Probe

Any logic probe on the market, 1 MHz . or faster, is adequate. A logic probe is extremely useful for troubleshooting system interrupt, encoder, limit, and I/O problems, and it is inexpensive.

## - Model 9011 Motion Simulator

The 9011 , manufactured by Tech 80 , offers a convenient and safe way to test system software without the need to connect to real hardware. See appendix G.

To supplement the above list, test equipment for testing and troubleshooting might include:

## - Tach Generator

Often times you will need to know the velocity in real time of an axis for the purpose of tuning or troubleshooting. A StroboTac or a portable tach generator that you can fix on to the shaft of an axis is a useful tool.

## - Frequency Counter

For accurate measurement of encoder counts or counting other pulse trains, a frequency counter is very useful.

Intentionally Left Blank

## 1 Introduction and Installation <br> 1.1 Description



The 5312B Quadrature Encoder card is PC Bus compatible. It provides inputs and decoding for up to four incremental quadrature encoders depending on the model purchased. You may also use the card as a high-speed pulse counter (up/down and pulse/direction) for general counting applications. Figure 1.1 on the next page shows a functional block diagram.



Figure 1.1 Functional block diagram for the 5312B

For each encoder circuit, Phase A (Phase 0), Phase B (Phase 90), and Index pulse inputs are provided. Jumper options on board allow you to configure the inputs as single-ended TTL or differential (the recommended connection method). Individual connectors for each encoder provide power $(+5 \mathrm{~V})$ and ground for the encoder if needed.

You can also use the 5312B as pulse counter for up to 4 independent events, or you can cascade the counters to provide high-speed pulse counting over an extended count range.

A 4-stage digital filter conditions inputs. The filter clock is one of five jumper-selectable sampling frequencies ranging up to 10 MHz . Selecting the lowest frequency compatible with the highest expected input rate will maximize noise immunity. The maximum input rate per phase in quadrature decode mode is approximately 333 kHz . The maximum input rate in count mode is approximately 1.25 MHz . Sample clock frequency selection is described in detail in section 2 .

The conditioned inputs are applied to a 24 -bit counter provided for each encoder. You can use the counters for quadrature decoding, pulse and direction input counting, or as a pulse input up/down counter. Count output is available for the PC Bus in binary or binary coded decimal (BCD) form. The count value may be latched on command, latched on an index pulse, or latched with a new count value when an index pulse occurs.

The 5312B is capable of generating interrupts. Maskable interrupts may come from a valid index pulse, counter overflow / underflow, or on count value match with a preset compare value.

### 1.2 Technical Specifications

| Voltage Requirements : | 4- axis:1.5A(typical), 2.0 A (maximum) |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  | 3- axis:1.25A(typical), 1.75A (maximum |  |  |  |  |
|  | 2- axis: 1.0A(typical), 1.5A (maximum) |  |  |  |  |
|  | 1- axis: 0.9A(typical), 1.25A (maximum) |  |  |  |  |
|  |  |  |  |  |  |
| Compatibility: | PC/XT/AT |  |  |  |  |
|  | Single-ended or Differential |  |  |  |  |
|  | Incremental Encoders |  |  |  |  |
|  | 1 to 12 VDC TO GROUND |  |  |  |  |
|  | TTL or CMOS Signal Sources |  |  |  |  |
| Operating Range |  |  |  |  |  |
|  | 0 to 70 degrees Celsius |  |  |  |  |
| Mating Connectors | 9-pin Dsub Ansley 609-9p |  |  |  |  |
|  | Amphenol |  |  |  |  |
|  | 841-17-DEFR-B09P |  |  |  |  |
| Card Dimensions | 13.3x4.2x0.5 inches |  |  |  |  |

### 1.3 Setting the Jumpers

> CAUTION Always remove power from the PC and any external system devices before removing any connection on the 5312 . Failure to do so may result in permanent damage to the card and WILL void any warranty.

Jumper options on the 5312B offer a great deal of flexibility in system operation. These options are grouped into 4 areas according to functions-encoder inputs, card functions, interrupt action, and card addressing.

All cards are shipped with most jumpers installed for a given configuration. All factory default jumpers are indicated throughout this manual in the appropriate tables with a " $\dagger$ " symbol. However, due to possible rough handling during shipment, there is no assurance that all jumpers will be in the indicated position.

NOTE Default jumper settings shown are those for the 4 -axis version of the M5312. For default settings on other versions, see table 1.13 at the end of the section 1.

## Check and properly configure all boards before installing.

Jumper locations are shown in figure 1.2. We strongly recommend, however, once you determine the proper jumper settings, that you replace all jumpers with more reliable wirewrapped connections. This is particularly important when exposing the card to an industrial environment where vibration, dust, oil, or other contaminants may be present.

### 1.3.1 Base Addressing

Jumper W19 determines the upper nibble (4 bits) of the card base address according to Table 1.1.

Table 1.1 W19, Base Address Select (upper nibble)

| W19 | Base Address |
| :---: | :---: |
| $(1-2) \dagger$ | $2 \times x h$ |
| $(2-3)$ | $3 x d i$ |

$\dagger$ Default jumper setting.

Set hex switches SW1 and 5W2 to determine the lower 8 bits of the address. Switch 5W2 represents the most significant nibble (MSN), and SW1 represents the least significant nibble (LSN). Since the 5312B occupies two adjacent I/O ports, only the even settings of the LSN switch are used.


Figure 1.2 Jumper locations for the 5312B.

### 1.3.2 Indirect Addressing

To conserve I/O space on the PC Bus, the 5312B is indirectly addressed (see table 1.2). This allows the card to occupy only two direct I/O ports by using one for indirect addressing (even or lower) and the other for data (the odd or greater of the two ports). The sequence for writing to any indirect port is to first write the indirect port address to the address port. The desired data can then be written to the data port. This indirect port will remain addressed until the indirect address port is again written. For example, to write the initialization bytes MCR, ICR, OCCR, and QR to the command port of axis 1 assuming the card is strapped to 300h as the base address:
1.) Write the indirect address for the axis A command port (01h) to the indirect address port (300h).
2.) Write the first byte (Master Control Register) to the data port (301h).
3.) Write the second byte (Input Control Register) to the data port (301h).
4.) Write the third byte (Output/Counter Control Register) to the data port (301h).
5). Write the last byte (Quadrature Encoder) to the data port (301h).


Table 1.2 5312B I/O Map

| Axis | Address | When Written | When Read |
| :---: | :---: | :---: | :---: |
| 1 | 00 | Write to preset register (PR) and increment register address counter. | Read OL (output latch) and increment register address counter. |
|  | 01 | Write to command register. | Read OSR (output status register). |
| 2 | 02 | Write to PR and increment register address counter. | Read OL and increment register address counter. |
|  | 03 | Write to command register. | Read OSR. |
| 3 | 04 | Write to PR and increment register address counter. | Read OL and increment register address counter. |
|  | 05 | Write to command register. | Read OSR. |
| 4 | 06 | Write to PR and increment register address counter. | Read OL and increment register address counter. |
|  | 07 | Write to command register. | Read OSR. |
| Global | 08 | Global write to all four PRs. | Invalid |
|  | 09 | Global write to all four command registers. | Invalid |
| PlC | 0A | Low Port | Low Port |
|  | 0B | High Port | High Port |

### 1.3.3 Termination Resistors

If differential input is used, give consideration to terminating the cable lines connecting the signal to the card. Cable length and signal frequency determines how critical the termination factor is. Since the needed termination resistor value is determined by cable type, sockets are provided for easy insertion and removal of termination resistors. Unless otherwise specified by the encoder manufacturer, one-quarter watt carbon film resistors of a standard EIA value closest to one half the characteristic impedance of the cable are adequate (see cable manufacturers specification for values). Termination resistors apply a load to the signal source, so make sure that the source can supply enough drive capability to compensate for this condition.

Figure 1.3 shows the termination resistor locations for both single-ended and differential. Table 1.3 shows the termination resistor assignments for each signal in differential mode. The inputs should be terminated in the characteristic impedance of the input line.

| Table 1.3 Termination Resistors in Differential Mode |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Signal | Axis 1 | Axis 2 | Axis 3 | Axis 4 |
| Phase A | R1, R2 | R7, R8 | R18, R19 | R24, R25 |
| Phase B | R3, R4 | R9, R10 | R20, R21 | R26, R27 |
| Index | R5, R6 | R11, R12 | R22, R23 | R28, R29 |

When single-ended encoder inputs are used, the logic level of the input signal is determined by comparison with a reference voltage on the card. A pair of resistors selected and inserted by the user sets this reference, and they form a voltage divider network that establishes the center point for the input Hysteresis band.

Resistor assignments in a single-ended mode are shown in table 1.4

| Table 1.4 Termination Resistors in Single-Ended Mode |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Typical Value | Axis 1 | Axis 2 | Axis 3 | Axis 4 |
| 220 Ohms | R14 | R15 | R17 | R31 |
| 150 Ohms | R14 | R16 | R30 | R32 |

The 5312B features encoder input indicators that are useful when determining proper encoder operation and connection. Only three of the four LEDs in each package are used. Figure 1.4 shows the location of LEDs on the outboard edge of the card as you view down from the top. An LED is on when its corresponding input signal is LOW.


Figure 1.3 Encoder termination resistor locations


Figure 1.4 LED locations on the card edge.

### 1.3.4 Selecting an Index Option

The following are the available jumper options that direct the function of the encoder index pulse. The first two options work in conjunction with bits D4 and D5 respectively of the Input Control Register (ICR). Table 1.5 shows the jumper configuration for selecting an index option.

Index Action to /ABGT (ABGate) or /RCTR (Reset Counter):
ICR B4 = 0: A valid index level will reset the counter.
ICR $\quad \mathrm{B} 4=1$ : A valid index level will gate phase A and B inputs to the counter.
Index Action to /LCTR (Load Counter) or /LLTC (Load output Latch).
ICR $\quad \mathrm{BS}=0$ : A valid index level will load the contents of the preset register into the counter.
ICR $\quad \mathrm{B} 5=1$ : A valid index level will load the contents of the counter into the Output Latch.
Active Low Index Polarity.
Select this option if the encoder provides an active LOW index pulse.
Active High Index Polarity.
Select this option if the encoder provides an active HIGH index pulse.
Correct strapping for each axis is detailed in table 1.6 below. The following tables also provide the necessary jumpering information for operating the encoder.


| Table 1.5 Index Option Selections. |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Operation | Axis 1 | Axis 2 | Axis 3 | Axis 4 |
| Index Action <br> /ABGT-/RCTR $\dagger$ <br> (AB Gate-Reset Counter) <br> Index Action | $\mathrm{W} 24(2-3)$ | $\mathrm{W} 17(2-3)$ | $\mathrm{W} 22(2-3)$ | $\mathrm{W} 29(2-3)$ |
| /LCTR-/LLTC $\dagger$ |  |  |  |  |
| (Load Counter-Load Latch) | $\mathrm{W} 24(1-2) \dagger$ | $\mathrm{W} 17(1-2) \dagger$ | $\mathrm{W} 22(1-2) \dagger$ | $\mathrm{W} 29(1-2) \dagger$ |
| Active LOW Index Polarity | $\mathrm{W} 13(2-3) \dagger$ | $\mathrm{W} 16(2-3) \ddagger$ | $\mathrm{W} 51(2-3) \dagger$ | $\mathrm{W} 50(2-3) \dagger$ |
| Active HIGH Index Polarity | $\mathrm{W} 13(1-2)$ | $\mathrm{W} 16(1-2) \dagger \ddagger$ | $\mathrm{W} 51(1-2)$ | $\mathrm{W} 50(1-2)$ |

NOTE: A forward slash preceding a signal name denotes an active LOW signal.
$\dagger$ Default jumper setting.
$\ddagger$ For axis 2, strap (1-2) for active LOW, (2-3) for active HIGH

| Axis | Operating Mode | Jumpers | Strapping |
| :---: | :---: | :---: | :---: |
| 1 | Differential | W1, W3, W5 | none |
|  |  | W2,W4,W6 | (1-2) |
|  | Single-Ended | W1,W3, W5 | (1-2) $\dagger$ |
|  |  | W2, W4, W6 | (2-3) $\dagger$ |
| 2 | Differential | W7, W9, W1 1 | none |
|  |  | W8, W10, W12 | (1-2) |
|  | Single-Ended | W7, W9, W1 | (1-2) $\dagger$ |
|  |  | W8, W10, W12 | (2-3) $\dagger$ |
| 3 | Differential | W38, W40, W42 | none |
|  |  | W39, W41, W43 | (1-2) |
|  | Single-Ended | W38, W40, W42 | (1-2) $\dagger$ |
|  |  | W39, W41, W43 | (2-3) $\dagger$ |
| 4 | Differential | W44, W46, W48 | none |
|  |  | W45, W47, W49 | (1-2) |
|  | Single-Ended | W44, W46, W48 | (1-2) $\dagger$ |
|  |  | W45, W47, W49 | (2-3) $\dagger$ |

$\dagger$ Default jumper setting.

### 1.3.5 Selecting the Card Configuration

The following tables provide the necessary jumpering information for selecting card function.

## Sample Clock Frequency Jumpering

Jumper W23 (table 1.7) is used to select the sample clock frequency used by the digital filters. For more information, see section 2.

| Table 1.7 Sample Clock Frequency Jumper Settings |  |
| :---: | :---: |
| Sample Clock Frequency (MHz.) | W23 |
| 0.625 | $(9-10) \dagger$ |
| 1.250 | $(7-8)$ |
| 2.500 | $(5-6)$ |
| 5.000 | $(3-4)$ |
| 10.00 | $(1-2)$ |

$\dagger$ Default jumper setting.

## Counter Cascading

If you need to extend the counting range of the 5312B, you can cascade the counters according to table 1.8.

| Operation | Jumper | Strapping |
| :---: | :---: | :---: |
| Cascade Axis 1 to Axis 2 | W28, W25 | (2-3) |
| No Cascading Axis 1 to Axis 2 | W28, W25 | (1-2) $\dagger$ |
| Cascade Axis 2 to Axis 3 | W27, W31 | (2-3) |
| No Cascading Axis 2 to Axis 3 | W27, W31 | (1-2) $\dagger$ |
| Cascade Axis 3 to Axis 4 | W33, W37 | (2-3) |
| No Cascading Axis 3 to Axis 4 | W33, W37 | (1-2) $\dagger$ |

$\dagger$ Default jumper setting.

### 1.3.6 Interrupt Selection

## Enabling and Disabling PIC Interrupts

Table 1.9 provides the necessary information for enabling and disabling Programmable Interrupt Control (PlC) interrupts. For further information on interrupt selection, refer to section 2.

Table 1.9 Jumpering for Disabling/Enabling Borrow Interrupts

| Operation | Axis 1 | Axis 2 | Axis 3 | Axis 4 | Strapping |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Disable $\ddagger / \mathrm{BW} \dagger$ (borrow) <br> output to the PlC | W 26 | W 32 | W 35 | W 36 | $(1-2)$ |
| Enable $/ \mathrm{BW} \dagger$ output to <br> the PlC | W 26 | W 32 | W 35 | W 36 | $(2-3) \dagger$ |

A forward slash (/) preceding a signal name denotes an active LOW signal
$\dagger$ Default jumper setting.
$\ddagger$ Disable /BW to use comparator mode

## PC Bus Interrupts

W18 selects the PC Bus interrupt request line used for interrupt operation as shown in table 1.10.
Table 1.10 Selecting an Interrupt

| W18 | Interrupt <br> Request Line | Hardware Interrupt | Interrupt <br> Number |
| :---: | :---: | :---: | :---: |
| $(1-2)$ | IRQ2 | Unused $\ddagger$ | 0 Ah |
| $(3-4) \dagger$ | IRQ3 | Unused | 0 Bh |
| $(5-6)$ | IRQ4 | Serial Port | 0 Ch |
| $(7-8)$ | IRQ5 | Unused | 0 Dh |
| $(9-10)$ | IRQ6 | Diskette Port | 0 Eh |
| $(11-12)$ | IRQ7 | Parallel Printer Port | 0 Fh |

$\dagger=$ Default jumper setting.
$\ddagger=$ Unused on XT only, not available on AT

### 1.3.7 Wait States

A wait state is a period of time requested by a peripheral device to pause the host computer during a read or write operation. A device pauses the host to ensure that valid data are passed. Each wait state is equal to 1 clock cycle. Without wait states on the host, faster PCs will terminate an operation before the peripheral card can fully and reliably gate the data in from or out to the PC bus. As shipped, the card is jumpered for 2 wait states, although some slower PCs may be able to use the card with less than 2. Jumpers W34 and W30 determine the number of wait states as shown in table 1.11.

| Table 1.11 Generating Wait States |  |  |
| :---: | :---: | :---: |
| Wait State | W34 | W30 |
| None | none | none |
| 1 | none | installed |
| 2 | installed | None $\dagger$ |
| Invalid | Installed | Installed |

$\dagger$ Default jumper setting.

### 1.4 Installation

The 5312B is designed to operate in a PC backplane or on a motherboard. You may install the board into any 8 -bit slot in the PC according to the PC manufacturer's instructions. If you use more than 2 of the 4 available axes, an additional expansion slot is required. Connect ribbon cables as required from J 3 and J 4 to the additional back plate.
Give consideration to power and ground connections to ensure reliable system operation. Encoder connections are made to the card through up to 49 -pin, Dsub connectors. Board connections are located according to figure 1.5.

The pin assignments for these connectors are shown in section 1.4.2.

## Properly phase the encoder according to manufacturer's instructions.



Figure 1.5 Connector locations on the board

### 1.4.1 Power Considerations

The Model 5312 B requires +5 V from the PC Bus. The typical current load is 1 A with a maximum of 1.5 A depending on the number of axes used. In addition, +5 V is available at $\mathrm{J} 1, \mathrm{~J} 2$, J 3 , and J4 for any external devices that need +5 V . The total current load must be considered when determining how much power is required for the system.

### 1.4.2 Connector Pinouts

Table 1.12 lists the pin assignments for J1 to J4. The view shown of the connector is looking into the board from the backpanel. Figure 1.5 shows the connector locations on the board. Ribbon cables connect axes 3 and 4 from the 10 -pin unshrouded headers to chassis I/O slots on the backpanel. The pinout on the backpanel connectors is the same as for axes 1 and 2.

Ribbon Cable Connector

| 0 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 10 | 8 | 6 | 4 | 2 |

DB-9 Connector


Table 1.12 Connector J1-J4 Pin Assignments.

| Ribbon | Pin | Single-Ended | Differential |
| :---: | :---: | :---: | :---: |
| 1 | 1 | Ground | $/$ Phase A + |
| 3 | 2 | +5 V | +5 V |
| 5 | 3 | Ground | $/$ Phase B $\dagger$ |
| 7 | 4 | +5 V | +5 V |
| 9 | 5 | Ground | /Index $\dagger$ |
| 2 | 6 | Phase A | Phase A |
| 4 | 7 | Phase B | Phase B |
| 6 | 8 | Ground | Ground |
| 8 | 9 | Index | Index |

$\dagger$ A forward slash (/) preceding a signal name denotes an active LOW signal.

| Jumper | 4-Axis | 3-Axis | 2-Axis | 1-Axis |
| :---: | :---: | :---: | :---: | :---: |
| W1 | (1-2) | (1-2) | (1-2) | (1-2) |
| W2 | (2-3) | (2-3) | (2-3) | (2-3) |
| W3 | (1-2) | (1-2) | (1-2) | (1-2) |
| W4 | (2-3) | (2-3) | (2-3) | (2-3) |
| W5 | (1-2) | (1-2) | (1-2) | (1-2) |
| W6 | (2-3) | (2-3) | (2-3) | (2-3) |
| W7 | (1-2) | (1-2) | (1-2) | none |
| W8 | (2-3) | (2-3) | (2-3) | none |
| W9 | (1-2) | (1-2) | (1-2) | none |
| W10 | (2-3) | (2-3) | (2-3) | none |
| W11 | (1-2) | (1-2) | (1-2) | none |
| W12 | (2-3) | (2-3) | (2-3) | none |
| W13 | (2-3) | (2-3) | (2-3) | (2-3) |
| W16 | (1-2) | (1-2) | (1-2) | none |
| W17 | (1-2) | (1-2) | (1-2) | none |
| W18 | (3-4) | (3-4) | (3-4) | (3-4) |
| W19 | (1-2) | (1-2) | (1-2) | (1-2) |
| W22 | (1-2) | (1-2) | none | none |
| W23 | (9-10) | (9-10) | (9-10) | (9-10) |
| W24 | (1-2) | (1-2) | (1-2) | (1-2) |
| W25 | (1-2) | (1-2) | (1-2) | none |
| W26 | (2-3) | (2-3) | (2-3) | (2-3) |
| W27 | (1-2) | (1-2) | none | none |
| W28 | (1-2) | (1-2) | (1-2) | none |


| Jumper | 4-Axis | 3-Axis | 2-Axis | 1-Axis |
| :---: | :---: | :---: | :---: | :---: |
| W29 | (1-2) | none | none | none |
| W30 | none | none | none | none |
| W31 | (1-2) | (1-2) | none | none |
| W32 | (2-3) | (2-3) | (2-3) | none |
| W33 | (1-2) | none | none | none |
| W34 | (1-2) | (1-2) | (1-2) | (1-2) |
| W35 | (2-3) | (2-3) | none | none |
| W36 | (2-3) | none | none | none |
| W37 | (1-2) | none | none | none |
| W38 | (1-2) | (1-2) | none | none |
| W39 | (2-3) | (2-3) | none | none |
| W40 | (1-2) | (1-2) | none | none |
| W41 | (2-3) | (2-3) | none | none |
| W42 | (1-2) | (1-2) | none | none |
| W43 | (2-3) | (2-3) | none | none |
| W44 | (1-2) | none | none | none |
| W45 | (2-3) | none | none | none |
| W46 | (1-2) | none | none | none |
| W47 | (2-3) | none | none | none |
| W48 | (1-2) | none | none | none |
| W49 | (2-3) | none | none | none |
| W50 | (2-3) | none | none | none |
| W51 | (2-3) | (2-3) | none | none |

## 2 Operation and Programming

### 2.1 Theory of Operation

The Model 5312B can be configured for up to 4 independent 24-bit multimode counters depending on the model purchased. All models are PC/XT/AT compatible. For applications requiring more than 24 bits of count range, the counters can be cascaded together to form various 24-bit counter configurations. For example, you can cascade counters to obtain one 48-bit counter, a 24 -bit counter and a 72 -bit counter, or even one 96 -bit counter.
Each counter is capable of numerous modes. Examples include:

- $\mathrm{A} / \mathrm{B}$ quadrature with a maximum input frequency of .333 MHz ,
- Up/down count with a maximum input frequency of 1.25 MHz ,
- Count/direction with a maximum input frequency of 1.25 MHz ,
- Divide by $n$ mode with a maximum input frequency of 1.25 MHz .

All three inputs to each counter-Phase A, Phase B, and Index-can be connected single-ended TTL or differential for greater noise immunity. The 5312B provides sockets in differential mode to allow you to easily insert termination resistors. The input lines do not need to be terminated, but for best noise immunity terminate them at the characteristic impedance of the input line. Each input is tied through a buffer to an LED which is turned on when the respective input is LOW.

Each input is digitally filtered (see section 2.2 .10) using a sample clock rate that can be optimized for your signal input rate. The index input can be used to generate an interrupt or any one of the following:

- Resetting the counter
- Enabling the gate for phase A and B inputs
- Transferring the 24 -bit count value to the count latch

The counter can generate an interrupt on an overflow /underflow or on a compare match condition between the counter and the preset register.
An 8259 Programmable Interrupt Controller (PIC) handles interrupts, and the PlC can be polled to determine the cause of the interrupt.

Multiple 8-bit reads and writes handle the PC Bus interface to each counter. The 24 -bit value is read or written, LSB first (little endian).

### 2.2 Programming

Programming the 5312B requires that you read and write the board multimode counter. By understanding the functions of all registers and knowing how to access them, you will be able to issue commands to the board. The following is a discussion of each register.

### 2.2.1 Writing the Preset Register (PR)

To load the PR:
1.) Reset the PR and the Output Latch address counter by writing 01h to the Command Register (see below).
2.) Write the three bytes that will comprise the 24 -bit value of the PR by writing the LSB first and the MSB last.

### 2.2.2 Reading the Output Latch Register (OL)

To read the OL:
1.) Reset the PR and OL address counter by writing 01h to the Command Register (see below).
2.) Read the three bytes that comprise the 24-bit value in the OL by reading the LSB first and the MSB last.

### 2.2.3 Writing the Command Register (CR)

The CR is used to configure the counter for its various modes of operation. The following format is used for the command byte:


Table 2.1 Register Select

| B7 | B6 | Register |
| :---: | :---: | :--- |
| 0 | 0 | Master Control Register (MCR) |
| 0 | 1 | Input Control Register (ICR) |
| 1 | 0 | Output/Counter Control Register (OCCR) |
| 1 | 1 | Quadrature Register (OR) |

Mode bit selection for each control register is explained below.

### 2.2.4 Master Control Register (MCR)



When enabling a value transfer from the PR to the counter (B3), the borrow toggle, the carry toggle, and the compare toggle flip-flops may be altered. You should read these values immediately after transfer and watch for a change in the desired status bit.
Note that a master reset overrides B1 and B3.

### 2.2.5 Input Control Register (ICR)

| B7 | B6 |  |  | B3 | B2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\qquad$ [a: SETS PHASE A AS UP-COUNT. PHASE B AS DOWN-COUNT <br> 1: SETS PHASE A AS COUNT. PHASE B AS DIRECTION <br> 1: INCREMENTS 24-BIT COUNTER <br> 1: DECREMENTS 24-BIT COUNTER <br> al DISABLES PHASE AB <br> 1: ENABES PHASE A/G <br> a SETS AGGT/RCTR AS COUNTER RESET INPUT <br> : SETS ABGT/RCTR AS PHASE NE ENABLe/DISABLE GATE <br> a. SETS LLTC/LCTR AS EXTERNL LOAD COMMAND FDR 24-BIT COUNTER <br> SETS LLTCALCTR AS EXTERNL LOND COMMNND FDR OUTPUT LATCH |  |  |  |  |  |  |  |  |

When configured as up/down count mode ( $\mathrm{B} 0=0$ ), the state of the unused input must be HIGH . In 6ther words, Phase A must be HIGH when Phase B is clocked LOW for input count, and Phase B must be HIGH when Phase A is clocked LOW for input count. Both phases are HIGH when no counts are input. It is illegal for both phases to be LOW at the same time.
In order to increment or decrement (by 1) the 24-bit counter by writing to the ICR, Phase A and Phase B signals must be HIGH at the same time.

### 2.2.6 Output/Counter Control Register (OCCR)

| $\mathrm{B7}$ | $\mathrm{B6}$ | B 5 | 84 | $\mathrm{B3}$ | $\mathrm{B2}$ | BI | BO |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

 see table 22

| Table 2.2 Output/Counter Control Modes. |  |  |
| :---: | :---: | :--- |
| B5 | B4 | Mode |
| 0 | 0 | $\begin{array}{l}\text { Enable active LOW carry pulse, active LOW } \\ \text { borrow on /CY and /BW, respectively } \\ \text { Enable carry toggle flip-flop, borrow toggle flip- } \\ \text { flop on /CY and /BW, respectively }\end{array}$ |
| 0 | 1 | 0 | \(\left.\left.\begin{array}{l}Enable active HIGH carry and borrow pulse on <br>

/CY and /BW, respectively\end{array}\right] $$
\begin{array}{l}\text { Enable comparator output on flip-flop and pulse } \\
\text { on /BW }\end{array}
$$\right]\)

A forward slash (/) preceding a signal name denotes an active LOW signal.

On-recycle mode (B1) counts for only one cycle beginning with a counter reset or load command. It ends with the generation of a carry or a borrow. The counter is then inhibited until a new reset or load command is issued.

In divide-by-n mode (B2), the counter is reloaded with the Preset Register value every time the counter overflows or underflows. This feature is only valid in quadrature mode.
The 24-hour clock mode overrides both binary and BCD modes.

### 2.2.7 Quadrature Register (OR)



| Table 2.3 Quadrature Register Modes |  |  |
| :---: | :---: | :--- |
| B1 | B0 | Mode |
| 0 | 0 | Disables Quadrature Mode |
| 0 | 1 | 1x Quadrature Mode |
| 1 | 0 | 2x Quadrature Mode |
| 1 | 1 | 4x Quadrature Mode |

### 2.2.8 Output Status Register (OSR)



B0: BWT - This flip-flop changes state when the 24-bit counter underflows.
B1: CYT - This flip-flop changes state when the 24-bit counter overflows.
B2: COMPT - This flip-flop changes state when the 24-bit counter matches PR bits (0-2).

B3: $\quad$ Sign Register - This register bit is set when the 24-bit counter underflows indicating that a borrow has taken place. It is cleared when the 24-bit counter overflows indicating a carry. It is also reset whenever the 24-bit counter is reset.

B4: Up/Down - This bit set in quadrature mode indicates that the counter is operating in up-count mode. When clear, this bit indicates that the counter is in down-count mode. When not in quadrature mode, this bit is always set.

B5-B7: Don't care.

### 2.2.9 Typical Programming Examples

## Example 1

## Parameters:

Quadrature mode.
Index latches count in OL.
BCD output.

## Steps:

1.) Initialize the Counter

Write the following bytes to the CR:

| Byte Register | Description <br> Reset |  |
| :--- | :--- | :--- |
| 68 h | ICR | Sets the /LCTR - LLTC input to <br> latch the 24-bit counter value at the index <br> and enables Phases A and B. |
| 81h | OCCR | Enables active LOW /CY and /BW <br> and sets the counter to BCD mode. |
| C3h | QR | Enables quadrature decode mode. |

2.) Read the Counter.

Write the following byte to the CR:
Byte Register Description
03h MCR Resets the PR and OL address counter and loads the OL with the 24-bit counter value.
3.) Read the three bytes of data in the OL register (reading the LSB first and the MSB last) to obtain the 24 -bit counter value.

## Example 2

## Parameters:

Count and direction mode.
Reset counter on index.
Binary output.

## Steps:

1.) Initialize the Counter.

Write the following bytes to the CR:

| Byte | Registers |  |
| :--- | :--- | :--- |
| 35 h | MCR |  |
| 49 h | ICR | Rescription <br> Sets Phase A as count input and Phase B as direction input, enables Phases <br> A and B, and sets /ABGT and /RCTR as the counter reset. |
| 80 h | 0 CC |  |
| C0h | QR | Enables active LOW /CY /and /BW and sets the counter to BCD mode. |
| Disables quadrature decode mode. |  |  |

2.) Read the Counter.

Write the following bytes to the CR:
$\begin{array}{lll}\text { Byte } & \text { Register } & \underline{\text { Description }} \\ 03 \mathrm{~h} & \text { MCR } & \begin{array}{l}\text { Resets the PR and OL address counter and loads the OL with the 24-bit } \\ \text { counter value. }\end{array}\end{array}$
3.) Read the three bytes of data in the OL register (reading the LSB first and the MSB last) to obtain the 24 -bit counter value.

## Example 3

## Parameters:

Value to be loaded in Counter: 654321h.

## Steps:

1.) Reset the PR address.

Byte Register Description
01h MCR Reset PR address.
2.) Write the value to the PR.

| Byte | Register | Description |
| :---: | :---: | :---: |
| 21h | Data | LSB |
| 43h | Data | LSB + 1 |
| 65h | Data | MSB |

3.) Transfer PR to counter.

Byte Register Description
08h MCR Transfer PR to counter.

### 2.2.10 Selecting A Sample Clock Frequency

Each input line on the 5312B consists of a differential receiver pair followed by a 4-stage digital filter. This digital filter is shown in simplified form in figure 2.1, section 2.2.10. An input signal level must be a valid HIGH for four sample clock cycles or a valid LOW for four sample clock cycles before the filter output will change to the level of the input. This action prevents noise pulses of a duration shorter than (sample clock period) $/ 4$ from affecting the filter output signal.

To ensure that all valid input signals are transferred to the filter output, the sample clock period should be approximately one eighth the width of the narrowest positive or negative input pulse. In other words, the sample clock frequency should be eight times the input frequency assuming a 50 percent duty cycle input signal.
One side effect of the digital filter is a 4-sample period delay from the time a signal arrives at the input of the filter to the time it exits. For example, at the lowest sample clock frequency- 625 KHz -the filter delay is approximately 8 microseconds. At the maximum recommended input pulse rate for this sample clock frequency, this is approximately 13 microseconds (assuming a 50 percent duty cycle).
Thus, the filter delay is approximately 60 percent of the minimum period input signal.
If delays of this length are unacceptable, a higher frequency sample clock may be used with the loss of some noise immunity.

For example, if you select a sample clock rate of 1.25 MHz , the filter delay is approximately 4 microseconds or one third of the input signal period. However, the noise immunity of the filter is
degraded when compared with that obtained at a clock frequency of 625 KHz . When using a clock period of 1.6 microseconds ( $1 / 0.625 \mathrm{MHz}$ ), intermittent noise pulses of greater than 6.4 microseconds will pass through the filter. Using a clock period of 0.8 microseconds ( $1 / 2.5 \mathrm{MHz}$ ), intermittent noise pulses of greater than 3.2 microseconds will pass through the filter.
Sample clock frequency selection is a trade-off between noise immunity and delay. For jumper options, see Section 1.


Figure 2.1 Example of a 4-stage signal conditioning filter.

A side effect of using a digital filter is a 4-sample propagation delay.

## 3 Interrupt Control

### 3.1 Description of Interrupt Control

The 5312B uses an 8259A Programmable Interrupt Controller (PIC) to handle the interrupt sources on the board, and must be programmed prior to operation. Each axis can generate two interrupts: the first is a carry/borrow, signaling that an overflow or underflow has occurred, and the second interrupt is caused when a valid index pulse has occurred.

The PIC may only be used in a nonvectored mode (polled). When a board-level interrupt is generated, the PIC must be polled to determine which interrupt was triggered. The PIC may be disabled by removing jumper W8.

Only the features of the 8259A PIC that are used by 5312B are discussed below. For complete information on the 8259A PIC refer to the Peripheral Components Manual or the Microsystem Components Handbook, Vol 1, published by Intel.

Figure 3.1 shows a functional block diagram of the 8259A PlC. On the 5312B, the PlC is connected directly to the PC Bus through jumper W14.


Figure 3.1 PIC block level diagram.

The 5312B uses an Intel 8259A and is directly connected to the PC Bus through jumper W14.

### 3.1.1 Interrupt Request Register (IRR), In-Service Register (ISR)

The interrupts at the interrupt request input lines (IR0-IR5) are handled by the IRR and the ISR. The IRR is used to store the interrupts requesting service, and the ISR is used to store the interrupts being serviced. Interrupts and IRR/ISR bits correspond to the format below.

I NTERRUPT REQUEST REGISTER

| IR7 | IR6 | IR5 | IR4 | IR3 | IR2 | IRI | IRO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

AXIS I CARRY/BORROW
AXIS 2 CARRY/BORROW
AXIS 3 CARRY/BORROW
AXIS 4 CARRY/BORROW
AXIS I INDEX
AXIS 2 NDEX
AXIS 3 INDEX
AXIS 4 INDEX

### 3.1.2 Priority Resolver (PR)

The Priority Resolver (PR) block determines the priority of the bits set in the IRR. The highest priority bit is selected and strobed into the corresponding ISR bit at the time of the poll command.

### 3.1.3 Interrupt Mask Register (IMR)

The Interrupt Mask Register stores the bits that determine the interrupt lines to be masked. The IMR operates on the IRR. Masking a higher priority input will not affect the interrupt request lines of lower priority. Masking disables the interrupt for the masked input.

### 3.1.4 Interrupt Output (INT)

The Interrupt Output (INT) signal indicates that the PIC has an interrupt request pending. This signal can be routed to PC Bus interrupt IRQ2 through IRQ7 (IRQ2 default) via W8. The poll command causes interrupt status to be placed on the bus during the next read of the PlC.

### 3.2 PIC Operation

### 3.2.1 Interrupt Sequence, $80 \times 86 / 80 \times 88$ Mode

The sequence of events during an interrupt when using an $80 \times 86 / 80 \times 88 \mathrm{CPU}$ is as follows:
1.) One or more of the interrupt request lines (IR0-IR7) are raised high setting the corresponding IRR bit(s).
2.) The PIC evaluates these requests and sends an interrupt request to the CPU provided that jumper W8 is installed.
3.) The interrupt is acknowledged by your program interrupt service routine by writing a poll command (OCW3) to the PIC.
4.) The CPU reads the PIC to obtain the priority level as shown below. After the read, the high ISR bit is set, and the corresponding IRR bit is reset.
5.) The previous step completes the interrupt cycle. In the Automatic End-Of-Interrupt (AEOI) mode, the ISR bit is reset on the read following the poll command. Otherwise, the ISR bit remains set until an appropriate End-Of-Interrupt (EOI) command is issued.

NOTE If no lines are HIGH at step 4 of the sequence (i.e., the IR line went HIGH to generate an interrupt request but then went away before it was acknowledged), the PIC will issue an interrupt level 7. This causes the call address or the vector byte to look as if IR7 generated an interrupt request occurred or a noise spike tripped the request line.


| Table 3.1 Interrupt Code. |  |  |  |
| :---: | :---: | :---: | :---: |
| D2 | D1 | D0 | Interrupt Request |
| 0 | 0 | 0 | IRQ0 |
| 0 | 0 | 1 | IRQ1 |
| 0 | 1 | 0 | IRQ2 |
| 0 | 1 | 1 | IRQ3 |
| 1 | 0 | 0 | IRQ4 |
| 1 | 0 | 1 | IRQ5 |
| 1 | 1 | 0 | IRQ6 |
| 1 | 1 | 1 | IRQ7 |

The interrupt code returns the highest priority interrupt and sets the corresponding ISR bit.

### 3.2.2 End-of-Interrupt Command

After the priority level is read, the ISR bit must be reset. This is done with EOI command from the host PC, or it can be done automatically in the AEOI mode. There are two forms of the EOI command-Specific and Non-Specific. A Non-Specific EOI command resets the highest ISR bit of those that were set, and a Specific EOI command can be issued to reset a specified ISR bit.

### 3.2.3 Completing an Interrupt

You have to provide an interrupt routine to trap IR7 interrupt glitches that appear as interrupt 7 requests. In the AEOI mode, the ISR bit for the interrupt being serviced is reset automatically at the interrupt return in your interrupt routine.

### 3.3 Operating Modes

### 3.3.1 Fully Nested Mode

This is the default mode entered after initialization unless another mode is programmed. In this mode, interrupt requests are ordered in priority from 0 through 7 with 0 being the highest priority. When a poll command is received and the priority level is read, the highest priority request is placed on the data bus. The corresponding bit in the ISR is also set. It stays set until the CPU issues an EOI command, or, if in AEOI mode, until the priority level is read. While the ISR bit is set, all further interrupts of equal or lower priority are inhibited. Interrupts of higher priority will issue an interrupt request (which will be acknowledged only if the PC has unmasked the interrupt).

### 3.3.2 Special Mask Mode

This mode is similar to the fully nested mode except that when a bit in the ISR is set, it only inhibits interrupt requests at that level. All other unmasked interrupt requests (lower as well as higher) are enabled.

### 3.3.3 Specific Rotation (Specific Priority)

The default priority of interrupts is IR0 (highest) through IR7 (lowest). This can be changed using the set priority command. This command specifies one input as having the lowest priority and fixing all other priorities. For example, if IR2 is specified as having the lowest priority, the priority of interrupts will be: IR3 (highest), IR4, IR5, IR6, IR7, IR0, IR1, IR2 (lowest).

### 3.3.4 Automatic Rotation (Equal Priority)

In this mode, a device, after being serviced, receives the lowest priority. Such a device requesting an interrupt would have to wait until all other devices have been serviced.

### 3.3.5 Non-Vectored Mode (Poll Command)

The PIC must be polled for interrupt status. To do this, the poll command is written to the PIC, and then the status is read. The PIC treats the read pulse as an INTA pulse. The interrupt is frozen from the write to the read.

### 3.4 PIC Programming

The PIC accepts two types of command words from the CPU—Initialization Command Words (ICW) and Operational Command Words (OCW).

### 3.4.1 Initialization Command Words (ICW)



Figure 3.2 PIC initialization sequence.

Bit D 4 set assumes the next word issued will be ICW4.

Before normal operation can begin, the PIC must be brought to a starting point by a sequence of three bytes. Figure 3.2 shows the initialization sequence. Whenever a command is written to the PlC low port with bit D4 $=1$, it is interpreted as ICW1. Register ICW1 starts the initialization sequence during which the following automatically occur:
1.) The IMR is cleared.
2.) IR7 is assigned the lowest priority.
3.) The slave mode address is set to 7 .
4.) Special Mask Mode is cleared.
5.) Status Read is set to IRR.
6.) If IC4 $=0$, then all functions selected in ICW4 are set.

ICW2 is not used by the 5312B. However, a value must be written to it to properly initialize the PIC. Any value may be written since the value will have no effect on PlC operation.
ICW3 is not used by the 5312B.
Writing to the ICW4 completes the initialization sequence.

### 3.4.2 ICW1 Format and Description

ICWI (WRITTEN TO THE PIC LOW PORT) D7 D6 D5 D4 D3 D2 D1 D0

| $A 7$ | $A 6$ | $A 5$ | 1 | 0 | ADI | SGL | IC4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


1: ICW4 NEEDED
0 : ICW4 NOT NEEDED
I: SINGLE
o: cascade mode
1: CALL ADDRESS INTERVAL 4
0 : CALL ADDRESS INTERVAL 8
AT-A5 OF INTERRUPT VECTOR
ADDRESS (8080/8085 MODE ONL
ICW4 (WRITTEN TO THE PIC HIGH PORT) D7 D6 D5 D4 D3 D2 D1 DO

| 0 | 0 | 0 | 0 | 0 | 0 | AEOI | UPM |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

L_ 1:8086/8088 MODE
L_ 1:8086/8088 MODE
0: 8080/8085 MODE
0: 8080/8085 MODE
1: AUTO EOI
1: AUTO EOI
O: NORMAL EOI
O: NORMAL EOI

Figure 3.3 PIC ICW format.

You write ICW1 to the PIC low port and ICW4 to the PIC high port depending on how you initialize.

Figure 3.3 shows the format for ICW1 and ICW4. Set the bits for the 5312B to the PlC low port in the following manner:
D5-D7 (A7-A5): May be set or cleared. This bit has no impact on the operation of the 5312B.
D2 (ADI): May be set or cleared. This bit has no impact on the operation of the 5312B.
D1 (SGL): Set this bit.
D0 (IC4): If ICW4 is needed, set this bit. ICW4 is needed if the CPU is an $80 \times 86 / 80 \times 88$ or if AEOI mode is desired.

### 3.4.3 ICW4 Format and Description

ICW4, written to the PIC high port, is read only if D4 of ICW1 is set. Set the data bits in the following manner:
D0 (UPM): Set this bit for operation in 8086 or 8088 mode. Clear this bit for operation in 8080 or 8085 mode.

D1 (AEOI): Set this bit for AEOI mode, and clear it for normal EOI.

### 3.4.4 Operation Command Words (OCW)

These are the words that command the PIC to operate in various interrupt modes. The OCW can be written to the PIC anytime after initialization. Figure 3.4 shows the format for OCW.


Figure 3.4 PIC OCW format. Write to the OCW at any time after initialization.

### 3.4.5 OCW1 Format and Description

Written to the PIC high port, OCW1 sets and clears the mask bits in the Interrupt Mask Register (IMR). M7-M0 represent the eight mask bits for IR7-IR0, respectively. $\mathrm{M}=1$ means that the input is masked (inhibited), while $\mathrm{M}=0$ means that the input is enabled. Since the PlC does not use IR6 and IR7, set M6 and M7. Reading OCW1 through the PIC high Port returns the interrupts that are masked.

### 3.4.6 OCW2 Format and Description

The bits in OCW2, written to the PIC low port, are defined as follows:
D7 (R): Used to control all PIC rotation operations. If R is set, a form of priority rotation will be executed depending on the operation selected.
D6 (SL): Used to select a specific level for a given operation. If set, L0-L2 are enabled, and the operation selected will be executed on the specified interrupt level.
D5 (EOI): Used for all EOI commands (except AEOI). If set, a form of EOI will be executed.
D0-D2 (L0-L2): Designates an interrupt level (0-7) to be acted upon for the operation selected by the EOI, SL, and R bits. L0-L2 are enabled or disabled by the SL bit.
All the possible operations by OCW2 are shown in Figure 3.6. A brief description of each is given below.

### 3.4.7 OCW2 Commands

Non-Specific EOI Command: Of the ISR bits that are set, the one with the highest priority is cleared.

Specific EOI Command: The ISR bit specified by L0-L2 is cleared.
Rotate on Non-Specific EOI Command: Same as Non-Specific EOI, except that when an ISR bit is cleared, its corresponding IR is assigned the lowest priority.
Rotate in AEOI: Same as Rotate on Non-Specific EOI command, except that priority rotation is done automatically after the last INTA pulse. Setting the bit enters this mode, and clearing the bit exits this mode.

Rotate on Specific EOI: Same as Specific EOI, except that after the specified ISR bit is cleared, its corresponding IR is assigned the lowest priority.
Set Priority Command: The specified bit is assigned the lowest priority.

### 3.4.8 OCW3 Format and Description

The bits in OCW3, written to the PIC low port, are defined according to the following:
D6 (ESMM): Enable Special Mask Mode. When set, it enables the SMM bit (see below) to set or reset the Special Mask Mode. When ESMM is cleared, the SMM bit becomes a don't care.

D5 (SMM): Special Mask Mode. If ESMM and SMM are set, the PlC will enter the Special Mask mode. If ESMM is set and SMM is cleared, then, the PlC will revert to normal mask mode.

| ESMM | SMM | Mode |
| :---: | :---: | :--- |
| 1 | 0 | Special Mask Mode |
| 1 | 0 | Normal Mask Mode |

D2 (P): Polled Mode. If set, the next read of the PIC low port will return the highest priority level requesting the interrupt if an interrupt has occurred. See Figure 3.3.

D1 (RR): Read Register. If set, the next read of the PIC low port will return IIR and ISR status, depending on the RIS bit (see below). If RR is cleared, the RIS bit becomes a don't care.

$$
\begin{array}{ll}
\text { NOTE } & \text { If } P=1 \text { and } R R=1 \text {, the poll command will } \\
\text { override the read register command. }
\end{array}
$$

D0 (RIS): If $\mathrm{P}=0, \mathrm{RR}=1$, and RIS $=0$, then the next read of the PlC low port will return the IRR status. If $\mathrm{P}=0, \mathrm{RR}=1$, and RIS $=1$, then the next read of the PlC low port will return the TSR status.

| P | RR | RIS | Next Read of Low Port |
| :---: | :---: | :---: | :--- |
|  |  |  |  |
| 0 | 1 | 0 | Return IIR Status |
| 0 | 1 | 1 | Return SR Status |

NOTE After issuing a poll command, do not read the Mark Register (PIC high port) before reading the poll status (PIC low port)

## Appendix A-PC I/O and Interrupt Mapping

## PC I/O Map

Table A. 1 shows how the PC is typically mapped. Obviously, this list does not include every possible type of board available. You should check the boards in your system to be certain which addresses are used.

| Address | \# of Bytes | PC | XT | AT |
| :---: | :---: | :---: | :---: | :---: |
| 100h to 1EFh | 240 | Write Only | Open | Open |
| 1F0h to 1F8h | 9 | Write Only | Open | Fixed Disk |
| 1 F 9 h to 1 FFh | 7 | Write Only | Open | Open |
| 200h to 20Fh | 16 | Game Controller | Game Controller | Game Controller |
| 210h to 217h | 8 | Open | Expansion Unit | Open |
| 218 h to 21Eh | 7 | Open | Open | Open |
| 21 Fh | 1 | Open | Reserved | Open |
| 220h to 257h | 56 | Open |  |  |
| 258 h to 25 Fh | 8 | Intel Above Board |  |  |
| 260h to 277 h | 24 | Open |  |  |
| 278 h to 27 Fh | 8 | LPT2 |  |  |
| 280 h to 2 AFh | 48 | Open |  |  |
| 2 B 0 h to 2DFh | 48 | Alternate EGA |  |  |
| 2E0h | 1 | Open |  |  |
| 2E1h | 1 | GPIB |  |  |
| 2E2h to 2E3h | 2 | Data Acquisition |  |  |
| 2 E 4 h to 2 F 7 h | 20 | Open |  |  |
| 2 F 8 h to 2 FFh | 8 | COM2 |  |  |
| 300 h to 31Fh | 32 | Prototype Area |  |  |
| 320h to 32Fh | 16 | Fixed Disk | Fixed Disk | Open |
| 330h to 347h | 24 | Open |  |  |
| 348 h to 357 h | 16 | DCA 3270 |  |  |
| 358 h to 35 Fh | 8 | Open |  |  |
| 360 h to 36 Fh | 16 | PC Network |  |  |
| 370 h to 377 h | 8 | Open |  |  |
| 378 h to 37 Fh | 8 | LPT1 |  |  |
| 380 h to 38 Fh | 16 | SDLC; Binary Synchronous Communications |  |  |
| 390 h to 393h | 4 | Cluster |  |  |
| 394h to 39Fh | 12 | Open |  |  |
| 3 A 0 h to 3AFh | 16 | Binary Synchronous Communications |  |  |
| 3 B 0 h to 3BFh | 16 | Monochrome Display Adapter |  |  |
| 3C0h to 3CFh | 16 | Enhanced Graphics Adapter |  |  |
| 3 D 0 h to 3DFh | 16 | Color Graphics Adapter |  |  |
| 3E0h to 3EFh | 16 | Open |  |  |
| 3 F 0 h to 3F7h | 8 | Diskette Controller |  |  |
| 3F8h to 3FFh | 8 | COM1 |  |  |

## PC Interrupt Map

Table A. 2 shows how interrupts are typically mapped in a PC. Check the boards in the PC to determine exactly which interrupts are being used. The printer ports LPT1 and LPT2 have interrupts available to them, but under normal operation these interrupts are not used.

| Table A. 2 PC Interrupt Map |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IRQ | PC |  |  |  | AT |
| IRQ2 | Reserved | Reserved |  | IRQ9 |  |
|  | EGA Display Adapter PC Network |  |  |  |  |
| IRQ3 | COM2 <br> PC Network <br> Binary Synchronous Communications <br> Cluster <br> SLDC |  |  |  |  |
| IRQ4 | COM1 <br> Binary Synchronous Communications <br> SDLC |  |  |  |  |
| IRQ5 | Fixed Disk | Fix |  | LP |  |
| IRQ6 | Floppy Disk |  |  |  |  |
| IRQ7 | LPT1 <br> Cluster |  |  |  |  |
| IRQ10 | Not available |  | Not available |  | Open |
| IRQ11 | Not available |  | Not available |  | Open |
| IRQ12 | Not available |  | Not available |  | Open |
| IRQ14 | Not available |  | Not available |  | Fixed Disk |
| IRQ15 | Not available |  | Not available |  | Open |

## Appendix B - Tech Bulletins and Application Notes <br> Timer Application in Velocity Mode

The 7166 counter chip used on the 5312B board will count quadrature inputs down to 208 nanoseconds or 4.8 MHz . However, counting is actually limited to $10 \mathrm{MHz} / 8$ or 1.25 MHz per channel. This yields a maximum quadrature count rate of 2.5 MHz and an up/down (or count and direction) rate of 10 MHz .

To use the 5312B in a timer application, position information has to occur at prescribed and precise time intervals.
We will assume a resolution of $n$ counts per unit of dimension, and axes 0 to 2 will be used to count absolute dimension information. Axis 3 will be used as an interval timer. In this mode, axis 3 will capture the counts of axes 0 to 2 and also will generate an interrupt to the host computer. When the interrupt occurs, the host CPU will need to store data from axes 0 to 2 to RAM or perform other calculations (such as velocity).
Timer accuracy can be set in 0.1 microsecond increments. Since capturing the counts are triggered by hardware, the software only has to respond to the time interval interrupts, allowing the host processor to do other housekeeping while in between the interrupt calls.

## Setting up Axis 3 as an Interval Timer

1.) Remove jumpers W17, W24, W22, W26, W29, W33, W36, W37, W44, W46, and W48.
2.) Jumper (2-3) on W45, W47, and W49.
3.) Jumper WSO is a don't care.
4.) Wirewrap W36 (3) to W22 (1) to W24 (1) to W17 (1) to W36 (2).
5.) Wirewrap W23 (7) to W33 (2).
6.) Wirewrap W37 (2) to W19 (1). If axis 3 counts in the wrong direction, remove the wirewrap from W19 (1) and attach it to W19(3).
Only 1 LCTR pull-up resistor can be driven by the borrow output of a 7166 chip. If you need to trigger more than one axis, remove the excess pull-up resistor legs from their respective connections. (Refer to the 5312B schematic for pull-up resistor numbers attached to the wires going to W24 and W17.)
This will to maintain a TTL current level in the 7166 borrow output under 4 mA .
Set axis 3 as a pulse and direction counter in the divide by $n$ mode. Preset axis 3 counter with the correct number of counts for the time interval desired using the appropriate sample clock frequency ( 10 MHz for this example). By wirewrapping the sample clock, W23 (3), to axis 2 channel A counter input, W33 (2), each count input will trigger every 0.1 microseconds. Therefore, to set the timer interval to 2 milliseconds, preset the counter to 19,999 .

Set: $\quad \mathrm{MC}=35 \mathrm{~h}, \mathrm{ICR}=48 \mathrm{~h}, \mathrm{OCCR}=84 \mathrm{~h}, \mathrm{QR}=\mathrm{C} 0 \mathrm{~h}$

$$
\frac{2.0 \times 10^{3}}{0.1 \times 10^{6}}-1=19.999
$$

Subtracting 1 from the count is necessary because the counter triggers on the rollover or borrow pulse (transition from 0 to FFFFFFh). Although this only yields an error of 100 nanoseconds, if not corrected, error accumulation eventually becomes significant. It's better be as precise as possible.
Once the hardware is configured, the software does the rest. Software provides the driver routines to collect the data and set up interrupts with the least possible effort.

## Appendix C - Outputs \& Pinouts

TERMINAL BOARD (TB50N-S)

| A - | 1 | 10 | 19 | 28 |
| :---: | :---: | :---: | :---: | :---: |
| A + | 2 | 11 | 20 | 29 |
| $+5 \mathrm{~V}$ | 3 | 12 | 21 | 30 |
| B + | 4 | 13 | 22 | 31 |
| B - | 5 | 14 | 23 | 32 |
| GRD | 6 | 15 | 24 | 33 |
| $+5 \mathrm{~V}$ | 7 | 16 | 25 | 34 |
| I + | 8 | 17 | 26 | 35 |
| I - | 9 | 18 | 27 | 36 |

## BOARD OUTPUTS

Channel 1 Channel 2 Channel 3 Channel 4

| A - | 1 | 10 | 19 | 28 |
| :---: | :---: | :---: | :---: | :---: |
| +5 V | 2 | 11 | 20 | 29 |
| B - | 3 | 12 | 21 | 30 |
| +5 V | 4 | 13 | 22 | 31 |
| $\mathrm{I}-$ | 5 | 14 | 23 | 32 |
| A + | 6 | 15 | 24 | 33 |
| B + | 7 | 16 | 25 | 34 |
| GRD | 8 | 17 | 26 | 35 |
| I + | 9 | 18 | 27 | 36 |

PINOUT CROSS WIRING

|  | 5312 B | TERMINAL <br> BOARD |
| :---: | :---: | :---: |
| $\mathrm{A}-$ | 1 | 1 |
| +5 V | 2 | 3 |
| $\mathrm{~B}-$ | 3 | 5 |
| +5 V | 4 | 7 |
| $\mathrm{I}-$ | 5 | 9 |
| $\mathrm{~A}+$ | 6 | 2 |
| $\mathrm{~B}+$ | 7 | 4 |
| GRD | 8 | 6 |
| $\mathrm{I}+$ | 9 | 8 |

Appendix D-Revision History
Revision I
Date:
Schematic Revision: 400094/
Board Revision: 800056/
Document Number:
Description of Change: Initial release.

## Revision A

Date:
6/10/88
Schematic Revision: 400094A
Board Revision: 800056A
Document Number:
Description of Change: Removed trace between pins 4 and 5 of J2. Artwork defect.

## Revision B

Date:
7/26/88

Schematic Revision: 400094B
Board Revision: 800056A
Document Number:
Description of Change: Replaced RP2 10K SIP with 8-pin, 7-resistor 470 Ohm SIP. Increases noise immunity in address decoding.

## Revision C

Date: 1/12/1989
Schematic Revision: 400094B
Board Revision: 800056A
Document Number:
Description of Change:

Added adhesive to strengthen bus bars at the board edge to prevent breakage. Program changes to initialize internal state machine in L57066 chip.

## Revision D

Date: 8/17/89

| Schematic Revision: | 400094 B |
| :--- | :--- |
| Board Revision: | 800056 A |

Document Number:
Description of Change: PAL change to fix glitch on chip select and read/write lines.

## Revision E

Date:
Schematic Revision:
Board Revision:
800056B
Document Number:
Description of Change: Removed unreliable bus capacitor strips and replaced with discrete capacitors. Added latch to internal data bus.

## Revision F

Date:
Schematic Revision:
Board Revision:
800056B
Document Number:
Description of Change: PAL and other miscellaneous changes.

## Revision G

Date:
Schematic Revision:
Board Revision:
Document Number:
Description of Change: Change 14-pin socket from U34 to U32 to fix incorrect assembly.

## Revision H

Date:
4/29/91
$\begin{array}{ll}\text { Schematic Revision: } & \\ \text { Board Revision: } & \\ \text { 8000094C } \\ & \end{array}$
Document Number: 64970
Description of Change: Replaced U12, U19, U23, and U25 with improved parts.

## Revision I

Date:
9/20/93
Schematic Revision: 400088H

Board Revision: 800048H
Document Number: 64970
Description of Change: PAL change to replace discontinued part at U22.

## Appendix E-5312B Schematics

Schematic Diagram Drawing Number: 400094
Artwork Drawing Number: 800056
Assembly Revision Number: 4Axis: 900255/L; 3Axis: 900256/K; 2Axis: 900257/J;
1 Axis: 900258/J

Figure D. 1 5312B Schematic Sheet 1 of 5, Left Half of sheet


Figure D. 2 5312B Schematic Sheet 1 of 5, Right Half of sheet


|  |  |
| :---: | :---: |
|  | AGND |
|  | - |
|  | - |
|  | - |
|  | - |
|  | - |
|  | - |
|  | - |
| - | - |
|  | - |
|  | - |
|  | - |
|  | - |
|  | - |


| reference table |  |
| :---: | :---: |
| last used | not used |
| W51 | บ13 $C$ \& $D$ |
| 434 | U9 B.c.d \& E |
| R32 | U2 |
| c32 | $428 \quad$ в |
|  | 1/2 U27 |
| DS 4 | 433 |
| 14 | $U 14$ E \& F |
| sw2 | U34 E \& F |
| RP4 | D51-4 |
|  | 1/2 426 a |
|  | 1/2 U2 日 |
|  | 1/2 ul |
|  | W14.15,20.21 |

Figure D. 3 5312B Schematic Sheet 2 of 5, Left Half of sheet


Figure D. 4 5312B Schematic Sheet 2 of 5, Right Half of sheet


Figure D. 5 5312B Schematic Sheet 3 of 5, Left Half of sheet


Figure D. 6 5312B Schematic Sheet 3 of 5, Right Half of sheet


Figure D. 7 5312B Schematic Sheet 4 of 5, Left Half of sheet


Figure D. 8 5312B Schematic Sheet 4 of 5, Right Half of sheet


Figure D. 9 5312B Schematic Sheet 5 of 5, Left Half of sheet


Figure D. 10 5312B Schematic Sheet 5 of 5, Right Half of sheet


